FPGA Selector based on previous select value

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation. I am also have experience of freelancer here: https://www.freelancer.com/u/ducdctoandh.html Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.

Hi, wintergreen develops vhdl related projects.... normally 3 model in vhdl 1. register transfer level 2. behavioural 3. structural modeling if you need any clarification. kindly contact through chat....thank you...

Hi Sir, I have five years of experience in FPGA design. And I have strong skill in Verilog/VHDL coding. I have certification of Xilinx about design methodological. Below are some of the skill that I worked before: - PCIe - DMA - Carrier Ethernet - Switch, Router, TCP/IP, - FPGA acceleration - Cryptography. - Matlab/DSP - ................ More detail, I can share via my resume. Thanks, Vu

What you need a block similar to a J-K type latch. The output will be set by you, and it will change or stay the same according to inputs.