Đã Đóng


With the increased functionalities to be embedded, complexity of an IC has increased drastically. There was a time when some thousands of transistors used to suffice the expected functionality. But today those numbers have increased to millions and it's growing with the time. With the growth of transistors requirements, the expected size of ic is also becoming smaller. These transitions have made placement and routing as a prime focus for research communities. Meanwhile, deep learning has extended its realm and found its applications in IC designing for efficient optimization techniques. The optimization challenges involved with the placement and routing are minimization of wirelength, satisfying timing and power constraints, achieving 100% routability and avoiding congestion with increase in the complexity (especially while using 10+ metal layers). In ASIC designs, the placement of logical blocks and their connectivity impacts the performance of the design such as power and area requirements. Different optimization approaches using simulated annealing, quadratic SA, min-cut, genetic algorithms, nearest neighbourhood, discrete state transition etc. have been proposed and analysed, but an efficient approach is still unveiled. The proposed work will focus on experimental analysis of different optimization techniques and will develop an efficient optimization approach by incorporating deep-learning techniques. The proposed work will address the issue of congestion and total routability along with achieving the defined speed of design within the provided power requirement.


1. To carry out the literature survey on available optimization techniques for placement and routing.

2. To deduce specifications and perform comparative analysis on the identified approaches

3. To develop an optimization model for placement and routing of ASIC design

4. To analyse the performance of the developed optimization model

5. To verify the developed optimization model using EDA tool highlighting the area cost, congestion, power and speed

To tell as simple as possible I need a work that can be a algorithm or design, on any tool related to Optimization of placement and Routing for

1. The reduction of Wire Length.

2. Reduction of Area.

3. Increase Execution time.


Xem nhiều hơn: timing-driven placement in vlsi, timing optimization in physical design, asic physical design flow, coarse placement in vlsi, magnet placement in vlsi, vlsi physical design tutorial, placement in vlsi, placement optimization techniques in vlsi, android & ios mobile app for order management convenience and ease of use is a must elegant design is a must dedicated experienc, design of 2d and 3d modeling in autocad and its related project, design some stationery for my company cohl (circle of health and wellness), design some stationery for my company cohl circle of health and wellness, good and cheap company logo design in singapore, discuss the needs of graphics and design in nigeria, design of macros and programming in vba with excel 2016 ebay, 19 yera experience in Analysis,Design and preparation of structural steel and concrete drawings for Process Industries,Refinerie, Design a website mockup for an company that is in the business of servicing and selling Diesel Particulate Filters. , international journal of mechanics and materials in design impact factor, role of furniture and furnishings in interior design, pcb design flow placement and routing

Về Bên Thuê:
( 1 Nhận xét ) Kadapa, India

ID dự án: #26551569

4 freelancer đang chào giá trung bình ₹8472 cho công việc này


Hi Hope this message finds you well, I checked your details and I believe that my experience is what you are looking 8. I have been working on similar projects for the past eight years, and I have the essential skills Thêm

₹7000 INR trong 7 ngày
(0 Nhận xét)

I have worked on both ICC and Innovus. I had filed 3 patents on asic physical design. So, I think I am best for this job

₹15000 INR trong 7 ngày
(0 Nhận xét)

Passionate and Smart in working. Relevant Skills and Experience Matlab experience - 1 year Automotive System engineer - 3.2 years

₹3889 INR trong 6 ngày
(0 Nhận xét)

Hi, I have worked on few congested blocks to reduce congestion, and also to meet PPA requirements (performance, power and area). I have hands on experience in EDA Physical implementation tools i.e synopsys ICC2 and Thêm

₹8000 INR trong 7 ngày
(0 Nhận xét)