
Đã đóng
Đã đăng vào
Thanh toán khi bàn giao
I have a working schematic for a double-balanced Gilbert mixer aimed at 28 GHz in a 65 / 60 nm CMOS flow on Cadence Virtuoso (ADE L/XL). The core blocks—RF matching network, current-commutating mixer pair and preliminary LO frequency doubler—are in place, but they still sit at pre-layout, simulation-only level. My priority now is to turn this into a tape-out-ready design that meets the targets below once post-layout parasitics are included. Key electrical goals • RF = 28 GHz, LO = 26.4 GHz, IF = 1.6 GHz • Conversion gain better than ‑3 dB (-2.32 dB target) • s11 < ‑10 dB at 28 GHz • VDD = 2.4 V Most of the heavy lifting will be on overall system integration—getting the RF input match, LO doubler chain, switching quad and IF output stage to behave as one clean path. The LO network in particular shows noticeable signal-integrity degradation that needs to be ironed out before any layout starts. What I need from you 1. Audit existing Cadence schematics, models and Spectre-RF benches. 2. Refine biasing, device sizing and passive networks so each spec is achieved with margin. 3. Close the loop on the LO doubler: improve phase noise, limit feed-through and cure present integrity issues. [login to view URL] important is I need all important analysis of the design. 5. Deliver a clean, hierarchical schematic set, corner-sim results (process / voltage / temperature), and a brief report summarising decisions and trade-offs. Please attach examples of past Ka-/mm-wave or mixer work you have taken to silicon; those references will weigh most in my selection.
Mã dự án: 40317409
4 đề xuất
Dự án từ xa
Hoạt động 15 ngày trước
Thiết lập ngân sách và thời gian
Nhận thanh toán cho công việc
Phác thảo đề xuất của bạn
Miễn phí đăng ký và cháo giá cho công việc
4 freelancer chào giá trung bình $153 USD cho công việc này

Hello Farbazz, I have reviewed your project requirements for the 28 GHz double-balanced Gilbert mixer, and I am confident in delivering a tape-out-ready design with full post-layout reliability. Scope of work: • Complete audit of existing Cadence schematics, models, and SpectreRF testbenches • Optimization of biasing, device sizing, and RF/LO/IF matching networks • Full refinement of the LO doubler and buffer chain to resolve signal integrity and feedthrough issues • Comprehensive design analysis including conversion gain, S11, noise, linearity, and LO-RF isolation • Post-layout parasitic extraction (PEX) validation and performance closure • Corner simulations (PVT) with detailed reporting and design justification Timeline: • Initial audit and issue report: 2–3 days • Design optimization and integration: 5–7 days • Post-layout validation and final report: 4–5 days Total estimated duration: 10–14 days All deliverables will be clean, hierarchical, and ready for tape-out, including simulation results and a concise technical report covering all key trade-offs. Looking forward to working with you. Regards, Engineer Mumal Zaman RF Expert | PCB Design
$140 USD trong 7 ngày
6,7
6,7

Hello, Your project clearly targets a tape-out-ready mm-wave design, and I understand that this is not just a simulation task but an industry-level integration and optimization effort. At 28 GHz, with strict requirements on conversion gain, S11, and LO integrity, the complexity is inherently very high and requires careful, experience-driven handling. I, along with my team, have prior experience working on industry-oriented RF/analog designs up to tape-out readiness, including mixer architectures and SpectreRF-based validation flows. We are comfortable with the complete cycle—starting from schematic audit and refinement to parasitic-aware optimization and final verification. Before proceeding, I would like to clarify a few important points: Should the scope include layout, PEX, LVS/DRC, and post-layout validation, or remain limited to schematic-level refinement and analysis? Given the high complexity and tape-out expectations, the budget may need alignment, especially if extensive simulations and full verification are required. I would suggest a brief discussion to finalize scope, deliverables, and timeline.
$250 USD trong 30 ngày
2,1
2,1

Hi, I can help take your 28 GHz double-balanced Gilbert mixer from pre-layout to a tape-out-ready design with full post-layout confidence. I’m an Electrical and Analog Design Engineer with 5+ years of experience in CMOS mm-wave circuits, including mixers, LO chains, and high-frequency matching networks using Cadence Virtuoso (SpectreRF, ADE L/XL). I will thoroughly audit your existing schematics and simulation setup, optimize biasing and device sizing, and resolve LO doubler integrity issues such as phase noise, feedthrough, and signal degradation. My focus will be on achieving your target conversion gain, input matching (S11), and stable operation across PVT corners, ensuring robust integration of RF, LO, and IF paths. I have a dedicated team capable of handling all types of RF, analog IC, and high-frequency design projects, ensuring timely and professional delivery. Deliverables: Reviewed and optimized hierarchical Cadence schematics SpectreRF simulations (PSS, PAC, PXF, PNOISE, HB as required) Gain, S-parameters (S11), NF, linearity, and LO leakage analysis LO doubler optimization with improved phase noise and signal integrity PVT corner simulations (process, voltage, temperature) Design trade-off report with clear analysis and recommendations Pre-layout readiness checklist for smooth layout transition
$120 USD trong 7 ngày
0,0
0,0

Hi there, as an Electronics Engineer with specialized experience in high-frequency simulation and transistor-level design using Cadence Virtuoso (ADE L/XL), I am well-equipped to audit and refine your 28 GHz Gilbert mixer. I have a strong background in Spectre-RF analysis (PSS, PAC, Pnoise) and have successfully managed signal integrity in complex switching circuits, including Dual Active Bridge (DAB) and high-speed communication models. For this 65/60 nm CMOS project, I will optimize your LO frequency doubler to resolve current signal degradation and refine device sizing to ensure your -2.32 dB conversion gain and S11 < -10 dB targets are met with margin for post-layout parasitics. My deliverables will include a clean hierarchical schematic, comprehensive PVT corner analysis, and a detailed report on IIP3, Noise Figure, and harmonic rejection to ensure a tape-out-ready design. I have a proven track record of delivering "humanized," clear technical documentation that simplifies complex mm-Wave trade-offs. I am ready to start by auditing your current biasing and LO chain to eliminate feed-through issues immediately
$100 USD trong 7 ngày
0,0
0,0

Lucknow, India
Thành viên từ thg 7 25, 2021
₹600-1500 INR
₹600-1500 INR
$15-25 AUD/ giờ
₹12500-37500 INR
$250-750 USD
$15-25 USD/ giờ
$250-750 USD
€750-1500 EUR
₹10000-30000 INR
£250-750 GBP
$750-1500 USD
₹750-1250 INR/ giờ
₹1500-12500 INR
$14-50 NZD
$30-250 USD
₹40000-250000 INR
₹1500-12500 INR
$30-250 USD
$30-250 USD
₹600-1500 INR
₹1500-12500 INR