Đã Đóng

I need a Verilog/VHDL engineer

I will be implementing this on Vivado 2019 using a zynq xc7z020-1clg400c chip.

1. Create a Parameterized Counter

Design a parameterized binary counter module that counts from zero to a value given as a parameter, and then resets to zero. Include a count enable input cen that enables counting only when asserted. In the example module definition below, a second parameter WIDTH is defined because the designer may want the counter to include more bits than are needed to count to MAX_COUNT. When instantiating the module you must set WIDTH to at least the integer ceiling of log2(max_count+1).

Instantiate two counters as shown in the wrapper module: (code given in the images)

Write a testbench to verify that your parameterized counters behave as desired. You will need to simulate the clock and reset inputs to the wrapper module. When each counter reaches its final count value, the respective A and B outputs should be asserted. Counter B should only count up when counter A ‘overflows’ (goes from its max value to zero).

2. Use the clocking wizard IP

Modify the design in part 1 to use an IP module produced by the “clock wizard” to supply the two counters with a 7 MHz clock (from an input 100 MHz clock). Simulate your updated design and verify that the counters now count at the correct rate. For the timescale of the simulation to match up, make sure your simulated clock has a 100MHz frequency (10 ns period, 5ns per half-cycle).

3. Use the Integrated Logic Analyzer

Modify your design so the a_val and b_val wires are internal to the module (only the A and B signals are used as module outputs). Implement the design on your board, assigning output A to LED0 and B to LED1. Assign a single switch input to enable/disable both LEDs.

When you program your board, you should see LED0 stuck on while LED1 is toggling rapidly. Set up the ILA to probe nets a_val, b_val, A, and B, and define triggers to verify the circuit is operating properly when the LEDs are both enabled and disabled.

4. Create A VGA Sync Generator

Use your parameterized counter module to create a VGA-sync generator. The circuit should use a 25MHz pixel clock input to generate horizontal and vertical sync signals for a resolution of 640x480 (refer to the background material for details on VGA timing). The module should have two inputs (clock and reset) and three outputs (hsync, vsync, and video_active). Video active should be asserted whenever the counters are in the active display area range. You can add optional outputs to indicate the x and y coordinates of the current pixel (this will be helpful in later requirements).

Connect the VGA timing signals from the sync generator to the Real Digital HDMI IP (this will convert the VGA sync signals into the signals that HDMI and DVI monitors use). The HDMI IP requires the VGA pixel clock as well as a “5x” pixel clock. You can generate the pixel clock and 5x clock using the clock wizard IP.

Drive the red ®, green (G), and blue (B) inputs of the HDMI IP with all 1’s to show a blank white screen on your display.

5. Display a Crosshair

In the 640x480 screen area, draw one vertical and one horizontal line that meet in the center of the screen to form a cross-hair pattern.

You will need to use the color inputs to the HDMI IP to do this. Each pixel is driven according to the values on the R, G and B inputs at the time the pixel is addressed by the horizontal and vertical counters, so you need to assert R, G, and/or B at just the right times to cause the crosshair pattern to be displayed. Note that if you are using a white background (that is, R, G, and B are always asserted), you will need to de-assert at least one of them to create a different color for the crosshair (for this requirement, your crosshair only needs to be a different color than the background).

6. Display a box on the screen

Render a static square on the screen with a dimension of 32 x 32 pixels. Set the location of the box through use of module parameters.

Kĩ năng: Verilog / VHDL, Vi điều khiển, Kĩ thuật điện, FPGA

Xem nhiều hơn: i need a cctv engineer milton keynes, i need a certified engineer to value my property, i need a chemical engineer, i need a cisco engineer urgently one day contract, i need a civial engineer for a sand mound design pa, i need a civil engineer 20912, i need a civil engineer in arlington tx, i need a computer engineer, i need a crestron engineer for small project, i need a design engineer in michigan, i need a hydraulic engineer, i need a machanical engineer in edmonton, i need a mechanical engineer to draw plans in riverside ca, i need a mechanical engineer, i need a pc engineer, i need a software engineer team, i need a structural engineer, i need an electrical engineer to build, i need an electrical engineer, i need an electronic engineer

Về Bên Thuê:
( 2 nhận xét ) Vancouver, Canada

ID dự án: #28306997

5 freelancer chào giá trung bình$240 cho công việc này


A FPGA/IC design expert with 7+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. Founder of FPGA4student. Expertise: FPGA, Thêm

$278 USD trong 5 ngày
(153 Nhận xét)

hi I am firmware developer familiar with verilog HDL and have advanced knowledge about signal processing I have read your suggestion and got what you wanted. In the past, I have realized the i2c, spi and uart core usi Thêm

$300 USD trong 5 ngày
(16 Nhận xét)

Hi! I am an Electronic engineer, microcontroller, C programming expert having past experiences with arduino, pic, AVR, chipkit and Texas instruments microcontrollers I am waiting for you over the chat. Thank you!

$350 USD trong 7 ngày
(9 Nhận xét)

Hello team. We have seen your requirement is that you need help with VGA display in your requirement. I can do this job effectively since I have wide experience with Xilinx devices. I can surely support you in all the Thêm

$30 USD trong 7 ngày
(13 Nhận xét)

I am an Electronics Engineer with 7 years p experience in FPGA based systems using Verilog and VHDL My areas of expertise include, • RTL design using Verilog/VHDL • Experience in working with Xilinx and Altera FP Thêm

$240 USD trong 7 ngày
(0 Nhận xét)