Đã Đóng

VHDL for using Vivado for a basys3 artix-7 FPGA

Write code and program the Basys3 board to operate as described below.


Use four switches to represent a 4-bit number. Use two more switches as "invert" and "reverse".

The output is to be shown on the seven segment display.


The value of the 4-bit number is to be shown on the seven-segment

display. The value of the number is to be interpreted as follows.

If Invert is high then the bits are to be inverted. For example,

0110 would normally be shown as 6. But if the invert is high

then it should be seen as 1001 or 9.

If Reverse is high then the order of the bits is to be reversed.

For example, if the switches are 1100 it would normally be shown

as C. But if the reverse is high, then this number should be

read as 0011 and 3 be displayed instead.

If both Invert and Reverse are high do both operations.


Invert/Reverse Mode Example

0 - 0 Normal "0111" → 7

1 - 0 Inverted "0111" → 1000 or 8

0 - 1 Reversed "0111" → 1110 or E

1 - 1 Inverted & Reversed "0111" → 0001 or 1

Use with/select and when/else for the conditional statements.

Kĩ năng: Verilog / VHDL, FPGA, FPGA Coding, Màn hình Windows

Xem nhiều hơn: write code intrusion detection prevention using windows, write efficient program using mpi adds 1024 numbers, mystack implemented using composition write test program, write java program demonstrate using hash tables, write encrypted program using hill cipher, write code producer consumer problem using semaphores, face recognition using fpga verilog code, write java program using round robin cpu, write java program using stack, write blackjack program using, write a program to find greater of three numbers using logical operator and also using lo, writing use your notes from ex 7 to write a short article about teenagers in your country, write the series using summation notation 4 7 12 19, write code program, nexys 4 ddr artix-7 fpga datasheet, digilent nexys4 xilinx ddr artix 7 fpga development board, nexys 4 ddr artix-7 fpga projects, write the series using summation notation. 4+7+12+19+, vhdl design using vivado

Về Bên Thuê:
( 0 nhận xét ) Stillwater, United States

ID dự án: #31629283

11 freelancer chào giá trung bình$33 cho công việc này

(461 Nhận xét)

Hi, I am digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM Thêm

$40 USD trong 7 ngày
(30 Nhận xét)

FPGA VHDL VIVADO Expert Here I understand that you want to design FPGA VHDL VIVADO based project, yes I will design it for you just in 24 hours from now. I am expert in this field and having 3 years working experience Thêm

$30 USD trong 1 ngày
(17 Nhận xét)
(4 Nhận xét)
(4 Nhận xét)

Hi Sir, I have gone through your description in which you are looking for an expert having sound knowledge of FPGA having sound knowledge of VHDL for using Vivado for a basys3 artix-7 FPGA. I am highly interested to wo Thêm

$10 USD trong 1 ngày
(2 Nhận xét)

I have many experience on VHDL/Verilog and Basys3 board and I can finish the project quickly. We can talk the details via chat.

$20 USD trong 1 ngày
(0 Nhận xét)

Hi Client, I have experince in Vlsi veriffication and design And I already worker on artix7 ,i am working on diffrent tools like Xilinx, Vivado, Modelsim,ect.... I am sure i will help you,if you want more discussio Thêm

$85 USD trong 10 ngày
(0 Nhận xét)

Hi I am master of digital electronic. I have enough knowledge and experiment of VHDL , and I use ISE, Vivado and modelsim. your detail was clear. so I can design this project in 1 day.

$15 USD trong 1 ngày
(0 Nhận xét)

Furthermore, I would bring the following strengths to your team: • In-depth experience in designing activities, including architecture definition, design specification, design flow development, logic design, and verif Thêm

$27 USD trong 7 ngày
(0 Nhận xét)

Hi there. i am electronic engineer, i have experience with xilinx board nexys 3, nexys 4ddr and basys 3. i can programing on VHDL and VERILOG. Now i am working with family artix -7 of xilinx. i can help you with your Thêm

$20 USD trong 2 ngày
(0 Nhận xét)