Add-sub unit with register file (3-ported RAM)

Hi I have experienced in Quartus II LPM (mega wizard IP )and VHDL, also I have the prior experience in MIPS processor and its ISA. you can verify my profile for recent projects about MIPS processor Thank you

Dear Client. I am Nikita Thank you for your posting. I've just read your description and guarantee 100% success on your job. Let's discuss about budget and deadline on private chat. Looking forward to hearing from you soon. Thanks

I have a lot of experienced in doing RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module from Verilog. Previously i was done a project with verilog and the client from Russia to make CRC with 1 bit error correction based on the algorithm that the client gave to me and i have done it <24/7. Hopefully my skill and experienced could fulfill this project's requirements. Thank You

Hello, I am 3+ years experienced in Verilog / VHDL. I have studied it in university where I closed this course on 100/100. I've done tons of code in University :)